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Vitesse, revving up
on the circuits
Last year, in June,Vitesse Semiconductor Corp
announced it would work with BAE Systems and
the University of Illinois Urbana Champaign
(UIUC) on a $6m contract from DARPA to devel-
op advanced manufacturing processes and com-
munication ICs, using its VIP-2 InP hetero-junc-
tion bipolar transmitter technology (InP HBT).
The initial communication circuits were for
direct digital frequency synthesis and for use in
electronic warfare and radar applications. UIUC
focused on the next generation transistor struc-
tures to extend circuit performance and applica-
tion.A factor of two improvement in critical per-
formance parameters had been achieved in early
VIP-2 experiments at 0.45µ.
Scaling down using UIUC’s findings, aimed to
shrink the device to 0.25µ, resulted in static flip-
flop toggle frequencies of 150GHz.The18 month
contract option phases, if implemented, would
bring a total value of the contract to more than
$15m.
By April 2004,Vitesse had its industry record at
152GHz for static frequency divider circuits, a
clock rate faster than any previously reported
process technology.
The divide by 2 and divide by 4 circuits, designed
by BAE Systems, achieved what BAE Systems pro-
gramme manager Frank Stroili wanted in 2003 -
the “revolutionary jump, needed to increase speed
and bandwidth, level of integration and the 
efficiency of the payload electronics.”
The milestone results were independently 
verified by the Mayo Foundation.
InP addresses ‘multiple segment markets’
Underpinning the achievement has been the
Vitesse InP VIP 2 process, under development for
more than two, but less than three years. It is
interesting that Vitesse defines itself as “a leading
designer & manufacturer of innovative silicon
solutions & optical devices used in networking,
communications and storage industries world-
wide.” You have to keep reading the company
overview to discover that Vitesse offers products
not only using CMOS, but InP, SiGe & GaAs.
Chronologically, [see Time Line] material adop-
tion started with GaAs, the most recent take
being SiGe.“This ability,” claims the overview
“not only guarantees optimal performance and
cost effectiveness of each product, but ensures
the best technology for each product is chosen.”
While it offers material of choice for desired
device,Vitesse has also optioned to push its
growth envelope by buying up portfolio gaps.
So with $22.9m acquiring Multi-link, it not only
netted an experienced team of system, mixed sig-
nal and digital design engineers, that successfully
developed products for OC-192 transport,
Forward Error Correction, 10 Gigabit Ethernet,
and high speed backplanes, but also a family of
products in production,“which would have 
cost Vitesse more than the purchase price to
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Figure 1. Vertical mesa isolated NPN bipolar transistor process with peak Ft >150GHz, 
peak Fmax  >160Ghz, Gain (Ic/lb) >30, breakdown voltage better than 4volts, precision
resistors 60ohm/sq, MIM capacitors (0.4fF/um2). Three layers of aluminium based 
interconnect metal. 
reproduce,” acknowledges president and
CEO, Lou Tomasetta.
For a heftier $66m cash Vitesse has gone
on to acquire Cicada, expecting this to
contribute about $10m in fiscal 2004 rev-
enues, most in the second half of the
year, as customers upgrade 10/100Mbps
networks to gigabit ethernet speed.
Vitesse also expects that by the time the
transaction closes Cicada will cut its
workforce to around 40 employees, most
working in product development.
Tomasetta called this acquisition “a natu-
ral combination for both companies,”
since Vitesse and Cicada have jointly sold
gigabit speed switch solutions for over a
year, with Vitesse’s LAN switches and
Cicada’s ethernet copper transceivers.
“We expect this acquisition to double
our revenues in the LAN switch market
and position us to gain share, as the mar-
ket embraces gigabit switch products.”
“Vitesse is a technology agnostic,” affirms
Ray Milano,VP Optical Technology.
“Whatever we think appropriate for com-
bined costs and performance goals is
where we go, and it is what led us into
InP, when the 40GHz sector emerged in
communications. For components in that 
application, InP was the right answer for
implementation technology.”
But InP, he adds, also addresses multiple
segments, not just mixed signal circuits
for radar and military processing, but
the RF arena in power amplifiers for
next generation cell phones and inte-
grated optoelectronics, more than just
detector and transmitter impedance
amplifiers, but also waveguides and 
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“While MOSIS offers fabrication access for universities
worldwide, 100% of our revenue comes from commer-
cial users --- multinational corporations and semiconduc-
tor giants, specialty manufacturing firms, and design
houses.” Wes Hansford.
Since 1981, MOSIS has fabricated more than 50,000 cir-
cuit designs for commercial firms, government agencies,
and research and educational institutions around the
world. MOSIS offers minimum (e.g. 40 die) and medium
(500, 2000 die, etc.) quantities, within the regularly
scheduled (typically monthly) multi-project runs.
Dedicated runs (known as  Customer Owned Tooling) are
available for all processes. These can be scheduled at any
time.
MOSIS offers a really amazing range of processes and
compound options. These include IBM BiCMOS SiGe (28
scheduled runs during 2004) Vitesse VIP-1 (three sched-
ules runs estimated) austriamicrosystems SiGe (5 runs
scheduled) and Ommic GaAs  (an estimated two runs).
It is also one of those services that doesn't feel embar-
rassed by being up front about prices. In an industrial
world, that’s as rare as hen’s teeth. So IBM 0.50µ SiGe
BiCMOS 5HP process minimum charge for 15mm2, first
lot of 40 parts of one design, $30,000 - packaging not
included. For IBM 0.25µ SiGe BiCMOS, under the same
conditions, $60,000. For Vitesse VIP 1 the first lot of 25
parts of one design standard unit price (0-10mm2)
$50,000. Ommic’s 0.20µ GaAs, first lot of parts of one
design, 1.5mmx1mm 15 part unit price is $2,000.
Assembly is offered in ceramic packages, open cavity
plastic packs & customer supplied packs. Also the irre-
sistible service of design rule checking ranges from 1.50µ
of 2.20x2.20mm each $200, up to 0.50µ of 251-300mm2
at $3,000.  Web:http://www.mosis.org
DARPA’s spinoff MOSIS
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Figure 2. VIP-2 is a major departure from traditional InP HBT fabrication. It eliminates lift-off con-
tact metalisation; makes extensive use of silicon processing techniques such as spacers for self-
aligned features and is characterised by over 300GHz Ft and Fmax with BVceo > 4 volts
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circuit parts. In short InP is “a good long
term product.”
VIP-1 [Figure 1] is a manufacturing
approach to accepted device structures,
with a vertical mesa, isolated NPN bipo-
lar transistor process, and a self aligned
base.
Contacts have low resistance and tem-
perature stability over 400oC. Emphasis is
on yield and reliability. InP HBTs are used
for highly integrated mixed signal cir-
cuits and around 5000 transistor circuits
have been demonstrated.
“VIP 1 is a very standard, wet edge,
mesa, single hetero-junction bipolar
technology formatted for an end prod-
uct single HBT, and is the easiest path to
achieve that.The double heterojunction
device, apart from incremental wafer
cost has processing and development
costs not hugely different.The key was
going to be double the high breakdown
voltage and not to loose the advantage
of InP,” says Milano.
VIP 2 [Figure 2] by comparison, is a
major departure from traditional InP HBT
fabrication. It eliminates the lift-off con-
tact metalisation and makes extensive
use of silicon processing techniques,
such as spacers for self-aligned features.
Conceding that “currently the application
space is very niche,” Milano thinks a
change over to wider application use of
VIP 2 will come in the next few years.
On GaAs, Milano says Vitesse is doing a
lot of servicing legacy business, out-
sourced through its foundry, but it is not
focused on new developments in that
arena.
“That’s not to say that there are no open-
ings, but Vitesse is migrating to where we
see signs for new development.Vitesse’s
use of SiGe is through foundries, especially
for its lines of Physical Media Dependent
(PMD) devices, including laser diode driv-
ers, transimpedance and high-speed limit-
ing amplifiers, and parallel array devices.
These are ideally suited for line cards and
module subsystems designed for OC-3 to
OC-768 SONET/ SDH, Gigabit Ethernet,
Fibre Channel,ATM, packet and TDM 
services.”
Materials use has shifted over the years
points out Milano.“Vitesse is responsible
for making GaAs manufacturable.When
scaled CMOS was able to address the
performance requirements that, years 
earlier, was only achieveable in GaAs, the
right answer was to migrate from GaAs
into CMOS.”
Minh Le (InP Foundry Manager) notes
that the time spent on GaAs was not 
wasted and was directly applicable to InP
development.“We leveraged our work and
used GaAs manufacturing techniques.We
VIP-2 is 50% faster than SiGe, yet 30% of the power con-
sumption. Vitesse principle engineer, Gang He has
worked on GaAs from ‘96 at the six-inch fab in Colorado
Springs, before returning to Vitesse in California. 
“Our GaAs process is highly based on silicon,” he says.
“The basic structure of the MESFET borrows from CMOS,
with items like its dielectric spacers.  It’s a common
theme that you can’t use the process straight, but you
can borrow from a vast base of process equipment. Our
philosophy is to use as much as we can, and adapt the
rest.
“The resources [in silicon] are huge and it’s not wise not
to tap into their advanced equipment. We base our
process with a silicon mind set, rather than basing them
on a University research process mind set.
“We are definitely watching developments in nano tech-
nology, though the term is used and applied in such a
broad range. A lot of research activities are in the fore-
front, and we will make sure that when a new opportu-
nity arises, we can act  on it. Some of our feature sizes are
about 30nm. Again we take the silicon approach in  the
normal route of the shrinking transistor where shrinking
has led to increased performance over the past decades.
“DARPA sets out very ambitions goals. I think you have
to take a combination approach. That is improving on
the things we do well, to be able to achieve results in
process improvements, as well as being able to think
outside the box.
“Our process technology is actually very, very different
from conventional InP. We have looked at commercial
installations and seen a lot of shortcomings. If we were
not bound to the commercial process, what would we do
to create the ideal transistor structure. It is not a linear
process line, a lot of steps are repeated and cycles over
and over with multiple metal layers. It’s a highly auto-
mated process, very suitable for high volume. We have
not needed to make drastic changes in layout, but are
using different equipment sets. These have been
brought on-line, giving additional capability. Without Si
volumes, we capitalise on high value, smaller volumes.
“The majority of our processes are automated with
Factory Works.  This tracks the movement from wafer
through to test and we have a double check using paper
travellers. I want to stress that our monitoring of the
process tracks electrical measurement of the wafer five
times, all that data is sent to the database, so the engineer
can look and sort and track the performance. We have con-
trol limits and track limits that can provide alarms to engi-
neers allowing them action, before the limits are overshot. 
“VIP-1 was an eighteen month development, and over-
lapped with VIP-2 a bit which has been more than two
years.”
An engineering attitude
had a lot of experience in volume produc-
tion of III-Vs, and controls and overall
practices were adaptable to InP, giving
control and uniformity over wafers, allow-
ing us to focus on the real problems of
scaling performance of InP devices.
To date, our VIP-2 process technology
has been used to demonstrate a static fre-
quency divider performance up to
152GHz, more than 50% faster than com-
peting SiGe technology and achieved at
30% lower power.”
VIP-2 will move to MOSIS
While Vitesse depends on outside
foundries for CMOS and SiGe, InP is 
firmly in house with a 30 man team - and
Vitesse provides the technology as a
foundry service to other companies and
research institutions. Currently VIP-1 is
available as part of the MOSIS multi-proj-
ect wafer service with plans for VIP-2
availability in the near future. [See
DARPA spinoff].
Milano says the four-inch facility is capa-
ble of handling 700 wafer starts/week,
independent of technology. Operating as
a foundry, the company now has design
rules available and has been alerting its
user community about this.
“It is in the area of design strategy and
CAD tools that an understanding of high
frequency circuits and tools emerges and
III-Vs development can help push that
circuit technology,” says Minh.
“We expect to develop a better handle
on circuit design at frequencies around
100GHz.The very high frequency chal-
lenges your ability to accurately model
your circuit and interconnect parasitics
because the techniques are not well,
developed” says Le.
Currently a Cadence based design kit
that contains PCells for transistors
which seamlessly link design, simula-
tion, and layout, enables the design of
SSI & MSI circuits.
“Making InP useful to a greater commu-
nity of circuit designers is achieved
through libraries of useful functions
and we are starting to take a look at
that problem.We have been very
focused on fab and manufacturing tech-
nology and this is the juncture to con-
template a good library and we have
begun to develop plans to implement
it,” says Le.
Vitesse is well pleased by its results
from three year effort to develop a lead-
ing edge high speed IC technology and
prove its manufacturability.While
DARPA dreams up new goals,Vitesse is
working to move InP HBT circuits into
commercial and military system 
applications.
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1984 Vitesse Electronics Corp founded
1987 Incorporated as Vitesse Semiconductor Corp
First Sonet STS-48 2.4Gbps product
Pioneers volume manufacture and production of GaAs devices using 
H-GaAs technology
1991 IPO. NASDAQ listing
1992 1m transistors device
1998 First devices using CMOS process technology
2001 Introduces first InP devices
2002 Introduces first product in SiGe process technology
2003 May Acquisition of Multilink Technology Corp
2004 Feb. Acquisition of Cicada Semiconductor Corp.
Time line on materials and acquisition
Left to right: Minh Le, InP foundry manager: “It is in the area of design strategy and CAD tools that an understanding of high frequency circuits and
tools emerges and III-Vs development can help push that circuit technology.” Gang He, principle engineer:“We base our process with a silicon mind set
rather than basing them on a University research process mindset.” Ray Milano, VP Optical Technology: “Vitesse is a technology agnostic.”
